# Verifying Interoperability and Application Performance of PMUs and PMU-enabled IEDs

J. Ren, Student Member, IEEE, M. Kezunovic, Fellow, IEEE, Y. Guan, Student Member, IEEE

*Abstract*—This paper presents a new test methodology for verifying the interoperability and application performance of PMUs and PMU-enabled IEDs at the device and system level. Two types of tests are defined to evaluate the performance of synchrophasor devices from two different aspects: design and application. The interoperability between PMUs, time synchronization options, and phasor data concentrators (PDCs) can be verified by design test methodology. A fault location algorithm using two-end synchronized measurements is used to evaluate the application performance. A reference PMU algorithm and synchrophasor system test set-up have been developed to perform the tests. Nine commercial PMUs and four GPS receivers with different synchronization options are selected to perform the tests. The test results are summarized at the end.

*Index Terms*—phasor measurement unit (PMU), synchronized phasor, power grid, phasor estimation, intelligent electronic device (IED), fault location

#### I. INTRODUCTION

THE use of synchronized measurements, particularly synchrophasors, has a history of over thirty years of research and development. In the last few years the effort of deploying and demonstrating variety of applications that can benefit from synchronized measurements has been accelerated through the DOE funding under American Recovery and reinvestment Act (ARRA) and coordinated by the North American Synchrophasor Initiative (NASPI) and other related industry efforts. Most recently several utilities and regional market operators have developed plans for large scale deployment of such a technology. New applications using synchronized data will become an important part of the overall power system operation [1]-[7].

The deployment of the Intelligent Electronic Devices (IEDs) for substation synchronized measurement applications has two approaches: a) use of Phasor Measurement Units-PMUs (dedicated high precision recording instruments), and b) use of PMU-enabled IEDs (Digital Fault Recorders-DFRs, Digital Protective Relays-DPRs, Digital Disturbance Recorders-DDRs, etc. that have PMU measurement

capability). The number of installed units in the US power grid will pretty soon go over 1000 with even more to be installed in the next 5-10 years. The total cost of the overall solution may exceed the cost of individual recording devices by several orders of magnitude. With installation of such costly infrastructure the risks of the asset becoming stranded are real and mitigating measures need to be put in place to avoid such an undesirable outcome. The risk is exuberated by the following integration features used today:

- Multi-vendor PMUs and PMU-enabled IEDs with proprietary features;
- Various Time synchronization options;
- Mixed type of PDCs and communication networks.

The mitigation of risk requires reliance on the standards and appropriate testing to ensure compliance and consistency across multiple IED types. This will assure future scalability, upgradeability, and interoperability hence avoiding the costly infrastructure becoming a stranded asset.

IEEE C37.118-2005 standard defines synchrophasor measurements used in the power system applications [8]. The dynamic performance requirements are captured in IEEE C37.118.1-2011 [9]. The Performance and Standards Task Team (PSTT) of the North American Synchrophasor Initiative (NASPI) issued a PMU system testing and calibration guide [10]. The communication requirements for PMUs are defined in IEEE C37.118.2-2011.

While many efforts have been focused on testing individual PMUs [11]-[22], the tests did not address application performance assessment of PMU-enabled IEDs and interoperability tests for system solutions consisting of many diverse types of the IEDs, time synchronization methods, communication options and PDCs.

This paper discuses test classification first, and then focuses on reference PMU algorithm and test implementation next. Test results and conclusions are given at the end.

#### II. TEST CLASSIFICATION

In this section, two types of tests, namely design and application test are defined to evaluate the synchrophasor devices from the aspects of how well the device meets standard specification and how well it performs in the use for various applications.

The work reported in this paper is funded by NSF I/UCRC called Power System Engineering Research Center (PSERC) under the Project T-43 titled "Verifying Interoperability and Application Performance of PMUs and PMUenabled IEDs at the Device and System Level".

J. Ren, M. Kezunovic and Y. Guan are with the Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX 77843-3128, USA.

#### A. Design Test

The design tests are aimed at verifying the conformance and interoperability compliance of PMUs and PMU-enabled IEDs, time synchronization methods and PDCs against standards. The conformance performance under specific test conditions is evaluated by comparing the total vector error (TVE), amplitude, phase angle, frequency, and rate of change of frequency (ROCOF) measurements to corresponding theoretical values defined in the standrads. The test conditions including steady state and dynamic state are consistent with those defined in C37.118-2005 [8] and C37.118.1-2011 [9]. The interoperability compliance performance between synchrophasor devices, such as time clock and PMU, PMU and PDC, is verified by interchanging equivalent parts of the system solution. The performance is measured by comparing the numerical indices against requirements defined in standards. The mathematical signal models used to create test signals for steady and dynamic states are given in Table I.

The conformance test is performed according to the conditions and scenarios specified in aforementioned standards. The performance of PMUs and PMU-enabled IEDs is accessed against the numerical criteria.

The interoperability between synchrophasor devices, including the PMU, time synchronization device and PDC, is verified by interchanging equivalent parts in the system solution, as described in Table II. The time synchronization includes the use of GPS receivers with IRIG-B / PPS options and transfer of synchronization signals using IEEE 1588/IEEE 238 communication protocols [23], [24]. The phasor data concentrator (PDC) includes both software (PC-based) and hardware (standalone) solutions. The performance is measured by the numerical results against specification defined in standards or applications. In terms of the type of time source, we categorize PMUs into three classes: a. Direct use of GPS signalobtained through built-in GPS receiver; b. IRIG-B input, which requires external time synchronization source; c. IEEE 1588 transfer of synchronization signal, which is achieved through communication network. Some PMUs may have all the three features. The selected steady-state and dynamic state tests are performed for each combination to generate the numerical results. The test conditions are consistent so that the test results are comparable.

#### B. Application Test

The application tests are aimed at verifying performances of specific applications, i.e. fault location, state estimation, etc. this is done under variations of the use of different PMUs, time synchronization options, PDCs and communication protocols. A fault location algorithm using two-end synchronized measurements is selected to perform the application test [25].

TABLE I TEST SIGNAL MODELS

Tes	st Type	Signal Model					
Stor	dv stata	$x(t) = X_m \cos(2\pi f t + \varphi)$					
Steady state		$X_m$ : amplitude, $\varphi$ : initial angle, <i>f</i> : frequency					
		$x(t) = X_m[1 + k_x \cos(2\pi f_m t)]$					
	Madulation	$\cdot \cos[2\pi f_0 + k_a \cos(2\pi f_m t - \pi)]$					
	Wodulation	$k_x, k_a$ : amplitude, phase modulation factor					
		$f_m$ : modulation frequency					
		$x(t) = X_m[1 + k_x u(t)]$					
Dynamic	G( 1	$\cdot \cos[2\pi f_0 t + k_a u(t)]$					
	Step change	<i>u</i> ( <i>t</i> ): unit step function					
		$k_x, k_a$ : amplitude, phase step factor					
	F	$x(t) = X_m \cos(2\pi f_0 t + \pi f_d t^2 + \varphi)$					
	Frequency	$f_0$ : nominal frequency					
	ramp	$f_d$ : frequency changing rate					

 TABLE II

 Test Description for Interoperability Verification

Target	Configuration	Test Item			
Interoperability between	Direct GPS				
the Time clock and PMU	ck and PMU IRIG-B / PPS				
or PMU-enabled IED	IEEE 1588 v2 PTP	Steady state and Dynamic state test			
Interoperability between	Software PDCs	scenarios			
IED and PDC	Hardware PDCs				

Fig. 1 shows a one-line diagram and equivalent circuit when a fault occurs on a transmission line. From the equivalent circuit diagram, we have two equations:

$$\dot{V}_s = x Z_L \cdot \dot{I}_s + \dot{V}_f \tag{1}$$

$$\dot{V}_R = (1 - x)Z_L \cdot \dot{I}_R + \dot{V}_f \tag{2}$$

Subtracting (1) from (2) to eliminate  $\dot{V}_f$ , we obtain the equation for computing location *x* using two-terminal voltage and current measurements:

$$x = \frac{\dot{V}_{s} - \dot{V}_{R} + Z_{L} \cdot \dot{I}_{R}}{Z_{L} (\dot{I}_{s} + \dot{I}_{R})}$$
(3)



Fig. 1. One-line diagram and equivalent circuit for a fault on transmission line



Fig. 2. Various PMU options utilized at two ends

 TABLE III

 FAULT SCENARIOS FOR APPLICATION TEST

Target	Configuration	Fault Variation
PMU or PMU- enabled IED	Reference time clock, no PDC connected	
Time synchronization method	Reference PMU, no PDC connected	Location: 10%,50%, 90%; Type: SLG, LL, LLG, 3L; Inception: 0°, 45°, 90°;
PDC and communication medium	Reference time clock and reference PMU	Resistant: 0Ω, 25Ω, 50Ω.

The synchrophasor based fault location algorithm, as described above, is selected to investigate how interchanging different PMUs and PMU-enabled IEDs, time synchronization methods, PDCs and communication protocols affect the application performance. Fig. 2 shows an example of exchanging equivalent PMUs at two ends. The three elements of the system solution are tested individually. The performance is evaluated by comparing the distance calculated using phasor measurements from PMUs under test to the value calculated using reference values.

The fault disturbances variations may be various fault properties: type, location, inception angle and fault resistance. The test scenarios are summarized in Table III. We use transient voltages and currents generated from the ATP/EMTP system developed for testing [26]. A 230 kV power network created by IEEE Power Engineering Society's Power System Relaying Committee (PSRC) is used for performing fault simulations [27]. The files recording voltage and current waveforms are read and fed to test system. The power network modeled in ATP is given in Fig.3.

#### III. REFERENCE PMU ALGORITHM

## A. Phasor Estimation Algorithm

The reference algorithm for estimating phasors is described in this section. It is derived based on a dynamic signal model and uses a quadratic form to handle the changing parameters. For real-time application, this algorithm can achieve very good accuracy against the requirements specified in the standards. For testing, because the frequency variable of



Fig. 3. Power network defined by PSRC modeled in ATP/EMTP

a test signal is known, instead of using the estimated frequency, we use the true value of a test signal's frequency to achieve higher accuracy.

We use constant sampling frequency ( $_s = 50$  kHz) to sample the input voltage and current signals. The size of data window for estimating phasor is one cycle period of the nominal frequency, i.e. the number of samples within a data window is 50000/60  $\approx$  833. Let  $F_s$  be the PMU reporting rate (frame per second). For some reporting rate, the output interval is not an integer, for example,  $F_s = 30/s$ , the output interval is 50000/30 = 1666.67. In this case the phase compensation is performed using equation (4) as follows:

$$\Delta \varphi = 2\pi f \cdot [1/F_{\rm s} - \operatorname{round}(f_{\rm s}/F_{\rm s})/f_{\rm s}] \tag{4}$$

where f is the frequency of input signals. Fig. 4 illustrates the compensation scheme. It should be noted that the phase compensation is unnecessary for the measurement at each integer second, i.e. pulse per second (pps).

An example of performing the conformance test on PMUs and PMU-enabled IEDs using the reference PMU is shown in Fig. 5. This test system includes a test signal generator, reference time clock with 30ns RMS (corresponding to 0.0012% TVE), and an error analyzer. The PMU under test and reference PMU observe the same voltage and current signals, thus the uncertainty caused by the signal generator can be neglected. The accuracy of the entire test system depends on the accuracy of the phasor estimation algorithm, time clock and data acquisition system. The data acquisition has an uncertainty of less than 0.0015% TVE [28].



Fig. 4. Phase angle compensation for estimated phasors



Fig. 5. Phase Diagram for performing conformance tests

RESULTS OF REFERENCE ALGORITHM ACCURACY STUDY									
	Test Type	Performance	Max TVE (%)						
	taadwatata	Class P	8.3-e12						
2	steady state	Class M	1.2-e11						
	Madulation	Class P	7.8-e04						
Drmamia	Modulation	Class M	0.08						
Dynamic	Fraguanay ramp	Class P							
	Frequency famp	Class M	1.6-e05						

TABLE IV

## B. Accuracy Study

The accuracy study for the reference algorithm has been performed using the signals given in Table I, which include the signal models representing steady state and dynamic state conditions in power system. The frequency and rate of change of frequency have high accuracy because the real value is used. The maximum TVEs are recorded in Table IV. One can refer to reference [12] for the step test approach. Combining the uncertainties of phase estimation algorithm, time clock and DAQ, the overall testing system has an uncertainty of less than 0.08% TVE.

## IV. TEST IMPLEMENTATION

The design and application tests are performed using a well developed laboratory system for synchrophasor testing. The photo of the system is shown in Fig. 6. It consists of a GPS receiver used to synchronize the system to UTC, a signal acquisition system used to generate and sample test signals up to 500 kHz, three voltage and current amplifiers connected to PMUs and PMU enabled IEDs providing test signals at both typical and small voltage levels, three voltage attenuators and three current shunts. GPS signal, IRIG-B and IEEE 1588 v2 are available for various synchrophasor devices. A series of software models is developed in LabVIEW [29] for automating test procedures and analyzing test results.

Fig. 7 shows the architecture of the synchrophasor test system. Each module of the system is described as follows:

Time synchronization options - provides reference UTC time sources to device under test. The options include direct GPS signal, IRIG-B and IEEE 1588 PTP.



Fig. 6. Synchrophasor test and calibration system



Fig. 7. Synchrophasor test system architecture

- Data acquisition system converts digital test signals to analog signals as inputs to amplifiers or synchrophasor units with low-voltage interfaces; samples voltage and current signals for phasor estimation module.
- Reference signal source and conditioner provides voltage and current signals at nominal level (voltage: 100 V, current: 5A or 1A); scales high voltage signals down to the low level voltage ( $\leq 10$  V) for data acquisition system.
- Syncrophasor data interface provides connection and data transfer for PMUs. The interfaces include serial port and Ethernet connection.
- Reference PMU provides reference phasors compared to the phasors measured by device under test. The detailed description is presented in the following section.
- GUI Interface provides a console for controlling, monitoring and collecting test results.

# V. TEST RESULTS

Preliminary test results for performing the conformance test, interoperability test and application test are presented in this section. The conformance test results have been reviewed by vendors and their feedback is taken into account.

## A. Conformance Test

Nine commercial PMUs and PMU-enabled IEDs from eight different vendors were selected to perform the conformance test. Due to limited number of pages, the configurations for the PMUs, denoted as A – H, are not included. For each test scenario the magnitude error, phasor error, TVE, frequency error and rate of change of frequency error are recorded. The test results are summarized in Table V, in which "S" stands for "satisfied" while "F" stands for "failure", "P" and "M" standard for the class P and class M respectively. From the test results we can see that most PMUs meet the steady state performance requirement, but all of them failed to provide conformance under some dynamic conditions.

# B. Interoperability Test

Four types of scenarios are selected to perform interoperability test between PMUs and time synchronization options: the amplitude and frequency variations under steady state, and the modulation and frequency ramp under dynamic state. The test cases are denoted as C1 - C4. We selected four commercial GPS receivers (denoted as Clock A-D) to provide time synchronization signals including IRIG-B and IEEE 1588 v2 PTP. Test results are summarized in Table VI, in which "S" stands for "satisfied", "F" stands for "failure", "N" stands for "Not functional, "P" and "M" standard for the class P and class M respectively. From test results we can conclude that PMU B only works with Clock B; PMU A-1 is unable to provide conformance under condition C1 and C2 when using Clock C; PMU C is unable to provide conformance under condition C3 when using Clock C. In this case we may say that the PMU A-1 and PMU C are not interoperable with Clock C.

TABLE V CONFORMANCE TEST RESULT SUMMARY

					Stead	y State	e Test		Dynamic State Test										
PMU C	Class	Magnitude Variation		Phase Angle Variation			Frequency Variation			Measurement Bandwidth			Frequency Ramp			Step Change			
_		TV E	F E	RF E	TV E	F E	RF E	TV E	F E	RF E	TV E	F E	RF E	TV E	F E	RF E	R T	D T	M O
DULA	Р	S	S	S	S	S	S	S	S	S	S	F	S	S	F	F	F	F	F
PMU A	М	S	S	S	S	S	S	F	S	S	S	F	S	F	F	F	S	F	F
PMLI A_1	Р	S	S	S	S	S	S	S	S	S	S	F	S	S	F	F	F	S	F
I WO A-I	М	S	S	S	S	S	S	S	S	S	S	F	S	S	F	F	S	S	F
PMU B	Р	S	S	S	S	S	S	S	S	S	S	F	S	S	F	F	S	F	S
TIMO D	М	S	S	S	S	S	S	S	S	S	F	F	S	F	F	F	S	F	S
PMUC	Р	S	S	S	S	S	S	S	S	S	S	F	S	S	F	F	S	S	S
11110 0	М	S	S	S	S	S	S	S	S	S	S	S	S	F	F	F	S	S	S
PMUD	Р	S	S	S	S	S	S	S	S	S	S	F	S	S	F	F	F	F	F
Time B	М	S	S	S	S	S	S	S	S	S	F	F	S	F	F	F	S	F	F
PMUE	Р	S	S	S	S	S	S	S	S	S	S	F	S	S	F	F	F	S	F
T MIC E	М	S	S	S	S	S	S	F	S	F	F	F	S	S	F	F	S	S	F
PMU F	Р	S	S	S	S	S	S	F	S	S	S	F	S	F	F	F	S	S	S
1.110 1	М	S	S	S	S	S	S	F	S	S	F	F	S	F	F	F	S	S	S
PMU G	Р	S	S	S	S	S	S	S	S	S	S	F	S	S	F	F	F	S	F
11110 0	М	S	S	S	S	S	S	S	S	S	S	F	S	S	F	F	S	S	F
PMUH	Р	S	F	S	S	F	S	S	F	S	S	S	S	S	F	F	S	S	S
1 1010 11	M	S	F	S	S	F	S	S	F	S	S	S	S	S	F	F	S	S	S

TVE: total vector error; FE: frequency error; RFE: rate of change of frequency error; RT: response time; DT: delay time; MO: maximum over/under shoot.

TABLE VI
INTEROPERABILITY TEST RESULT SUMMARY

Davias			Clo	ck A		Clock B					Clo	ck C		Clock D																					
Device		C1	C2	C3	C4	C1	C2	C3	C4	C1 C2		C3	C4	C1	C2	C3	C4																		
	Р	S	S	F	F					F	F	F	F	S	S	F	F																		
PMU A-1	М	S	S	F	F	N	N N N N	Ν	F	F	F	F	S	S	F	F																			
DMITD	Р	N	N	N	N	S	S	F	F	N	N N	N	N	Ν	Ν	Ν	Ν																		
FINIU B	М	IN	IN	19	IN	S	S	F	F	IN		1	IN																						
DMUC	Р	S	S	F	F	N	N	N	N N	N	I N	N N	N N	N N	N N	N N	N N	N N	N N	N N	N	N N	N	N	N N	N N	N	S	S	F	F	S	S	F	F
FINIOC	М	S	S	S	F	IN	IN	IN	17	S	S	F	F	S	S	S	F																		
DMLLE	Р	S	F	F	F	N	N	N	N	S	F	F	F	S	F	F	F																		
PIVIU F	Μ	S	F	F	F	IN	IN	IN	IN	S	F	F	F	S	F	F	F																		

 TABLE VII

 TEST RESULTS FOR APPLICATION TEST USING VARIOUS PMUS

	PMU at End R								
	PMU A-1	PMU C	PMU F						
PMU at End S	Estimated Location Error (%)	Estimated Location Error (%)	Estimated Location Error (%)						
PMU A-1	1.173	2.909	0.852						
PMU C	1.454	1.448	1.449						
PMU F	0.473	2.571	1.018						

# C. Application Performance

Three PMUs and PMU-enabled IEDs are selected to perform the application test. The reference GPS receiver is used to synchronize the PMUs at each end, sending end and receiving end, denoted as "S" and "R" respectively. The tests include the configuration of PMUs from the same vendor for both ends and the PMUs from different vendors at each end. The estimated locations and errors for the fault variations defined in Table III are summarized in Table VII. The location error is calculated as follows:

$$l_{Err} = \frac{|l_R - l_M|}{l_R} \times 100\%$$
 (5)

where  $l_R$  and  $l_M$  stands for the reference value and measured value. For each pair of PMUs, the mean value of estimated location errors for continuous measurements in two seconds is recorded. Test results show that the fault location errors using different pairs of PMUs vary from 0.4% to 2.9%, which correspond to the configuration of PMU F at End S while PMU A-1 at End R, and PMU A-1 at End S while PMU C at End R respectively.

#### VI. CONCLUSIONS

A new test methodology for verifying the interoperability and application performance of PMUs and PMU-enabled IEDs at device and system level is proposed in the paper. Reference signal and test scenarios for two types of tests are described. A reference PMU model is developed and implemented in a newly developed synchrophasor test system. Nine PMUs from eight different vendors and four commercial GPS receivers providing various types of time synchronization options were used to perform interoperability and application tests. The conclusions are summarized as follows:

- Most PMUs satisfied the steady state performance requirement, but none of them meets conformance under all the dynamic conditions;
- The interoperability issues between PMUs and time synchronization options can be identified using the test method;
- The application test method used for fault location can be extended to other types of applications, such

as state estimation and voltage stability.

• The feedbacks received from vendors from reviewing the test results were instructive due to complexity of setting up some IEDs.

# VII. ACKNOWLEDGEMENTS

The authors gratefully acknowledge the donation of the equipment for fulfilling the tests from ABB, Ametek, Alstom, GE, NI, RuggedCom, SEL, Simens, Symmetricom and USI.

#### VIII. REFERENCES

- North American Electric Reliability Corporation, "Real-time application of synchrophasors for improving reliability," October, 2010. [Online]. Available: http://www.nerc.com.
- [2] J. De La Ree, V. Centeno, J. S. Thorp, A. G. Phadke, "Synchronized Phasor Measurement Applications in Power Systems," *IEEE Trans. Smart Grid*, Vol. 1, No. 1, pp.20-27, June 2010.
- [3] S. Chakrabarti, E. Kyriakides, "PMU Measurement Uncertainty Considerations in WLS State Estimation," *IEEE Trans. Power Systems*, Vol. 24, No. 2, pp.1062-1071, May 2009.
- [4] J. F. Hauer, W. A. Mittelstadt, K. E. Martin, J. W. Burns, H. Lee, J. W. Pierre, D. J. Trudnowski, "Use of the WECC WAMS in Wide-Area Probing Tests for Validation of System Performance and Modeling," *IEEE Trans. Power Systems*, Vol. 24, No. 1, pp.250-257, Feb. 2009.
- [5] R. Emami, A. Abur, "Robust Measurement Design by Placing Synchronized Phasor Measurements on Network Branches," *IEEE Trans. Power Systems*, Vol. 25, No. 1, pp.38-43, Feb. 2010.
- [6] R. Diao, K. Sun, V. Vittal, R. J. O'Keefe, M. R. Richardson, N. Bhatt, D. Stradford, S. K. Sarawgi, "Decision Tree-based Online Voltage Security Assessment Using PMU Measurements," *IEEE Trans. Power Systems*, Vol. 24, No. 2, pp.832-839, May 2009.
- [7] S. Corsi, G. N. Taranto, "A Real-Time Voltage Instability Identification Algorithm Based on Local Phasor Measurements," *IEEE Trans. Power Systems*, Vol. 23, No. 3, pp.1271-1279, Aug. 2008.
- [8] IEEE Standard for Synchrophasors for Power Systems, *IEEE Standard* C37.118-2005, March 2006.
- [9] IEEE Standard for Synchrophasors for Power Systems, *IEEE Standard* PC37.118.1, Draft Aug. 2011.
- [10] PMU System Testing and Calibration Guide. North American Synchrophasor Initiative (NASPI), Performance and Standards Task Team (PSTT), December 2007. [Online] Available: http://www.naspi.org/
- [11] G. N. Stenbakken, "Calculating combined amplitude and phase modulated power signal parameters," *IEEE PES General Meeting*, 24-29 July 2011.
- [12] J. Ren, M. Kezunovic, J. Stenbakken, "Characterizing Dynamic Behavior of PMUs Using Step Signals", *European Transactions on Electrical Power*, DOI: 10.1002, Oct. 2010.
- [13] B. Vandiver, A. Apostolov, F. Steinhauser, "Testing of phasor measurement units," in *Proc. 63<sup>rd</sup> Protective Relay Engineers*, 2010.
- [14] V. Terzija, S. S. Wu, J. Fitch, "Setup of the laboratory for synchronized measurement for PMU's testing," in *Proc. IEEE Power Tech Conference*, Bucharest, Romania, June 28<sup>th</sup> – July 2<sup>nd</sup> 2009.
- [15] Z. Huang, B. Kasztenny, V. Madani, K. Martin, S. Meliopoulos, D. Novosel, J. Stenbakken, "Performance evaluation of phasor measurement systems," in *Proc. IEEE Power Eng. Soc. General Meeting*, 20-24 July 2008.
- [16] P. Komarnicki, C. Dzienis, Z. A. Styczynski, J. Blumschein, V. Centeno, "Practical experience with PMU system testing and calibration requirements," in *Proc. IEEE Power Eng. Soc. General Meeting*, 20-24 July 2008.
- [17] F. Steinhauser, T. Schossig, "Testing phasor measurement units," in Proc. IET 9<sup>th</sup> International Conference on Developments in Power System Protection, 17-20 March 2008, pp. 606-610.
- [18] Y. Hu, D. Novosel, "Progresses in PMU testing and calibration," in Proc. the 3<sup>rd</sup> International Conference on Deregulation and Restructuring and Power Technologies (DRPT 2008), 6-9 April 2008, pp. 150-155.
- [19] T. Bi, Y. Zhang, X. Xiao, P. Forsyth, R. Wierckx, "Large scale power system simulation and PMU testing using a real time digital simulator,"

in Proc. International Power Engineering Conference, 3-6 Dec. 2007, pp. 383-388.

- [20] K. Narendra, Z. Zhang, J. Lane, B. Lackey, E. Khan, "Calibration and testing of TESLA phasor measurement unit (PMU) using Doble F6150 test instrument," in *Proc. 2007 iREP Symposium*, 19-24 August 2007.
- [21] J. Depablos, V. Centeno, A. G. Phadke, M. Ingram, "Comparative testing of synchronized phasor measurement units," in *Proc. IEEE Power Eng. Soc. General Meeting*, 6-10 June 2004, pp. 948-954.
- [22] K. Martin, T. Faris, J. Hauer, "Standardized testing of phasor measurement units," in *Proc. Fault and Disturbance Analysis Conference*, Atlanta, GA, 2006.
- [23] IEEE Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems, IEEE Standard 1588 – 2008, July 2008.
- [24] IEEE Standard Profile for Use of IEEE 1588 Precision Time Protocol in Power System Applications, IEEE Standard C37.238, 2011.
- [25] IEEE Guide for Determining Fault Location on AC Transmission and Distribution Lines, IEEE Std C37.144-2004.
- [26] CanAm EMTP User Group, Alternative Transient Program (ATP) Rule Book, Portland, OR, 2001. [Online]. Available: http://www.eeug.org/ files/secret/ATP\_RuleBook
- [27] Power System Relaying Committee, "EMTP Reference Models for Transmission Line Relay Testing Report," draft 10a, Dec. 2004. [Online]. Available: http://www.pes-psrc.org.
- [28] National Instruments, DAQ S Series User Manual, May 2009. [Online]. Available: http://www.ni.com/pdf/manuals/370781h.pdf
- [29] National Instruments Corporation, 2011. [Online]. Available: http://www.ni.com.

## IX. BIOGRAPHIES

**Jinfeng Ren** (S'07) received his B.S. degree from Xi'an Jiaotong University, Xi'an, China, in electrical engineering in 2004, and continued research in electric power system till 2006. He has been with Texas A&M University pursuing his Ph.D degree since Jan. 2007. His research interests are new algorithms and test methodology for synchrophasor measurements and their applications in power system protection and control, new digital signal processing techniques for power system measurement and instrumentation, automated simulation methods for multifunctional IEDs testing.

**Mladen Kezunovic** (S'77, M'80, SM'85, F'99) received the Dipl. Ing., M.S. and Ph.D. degrees in electrical engineering in 1974, 1977 and 1980, respectively. Currently, he is the Eugene E.Webb Professor and Site Director of Power Engineering Research Center (PSerc), an NSF *I/UCRC* at Texas A&M University. He is also a Deputy Director of another NSF *I/UCRC* "Electrical Vehicles: Transportation and Electricity Convergence, EV-TEC". His main research interests are digital simulators and simulation methods for relay testing, as well as application of intelligent methods to power system monitoring, control, and protection. He has published over 400 papers, given over 100 seminars, invited lectures and short courses, and consulted for over 50 companies worldwide. He is the Principal of Test Laboratories International, a consulting firm specializing in automated fault analysis and IED testing. Dr. Kezunovic is a Fellow of the IEEE, a member of CIGRE and Registered Professional Engineer in Texas.

**Yufan Guan (S'06)** received his B.S. degree from Zhejiang University, Hangzhou, China in 2007. He is currently pursuing his Ph.D. degree from Texas A&M University, College Station, USA. His research interests are alarm processing, substation automation and artificial intelligence applications in power systems.